| Project Statistics |
| PROP_Enable_Message_Filtering=false |
PROP_FitterReportFormat=HTML |
| PROP_LastAppliedGoal=Balanced |
PROP_LastAppliedStrategy=Xilinx Default (unlocked) |
| PROP_ManualCompileOrderImp=false |
PROP_PropSpecInProjFile=Store all values |
| PROP_Simulator=ISim (VHDL/Verilog) |
PROP_SynthTopFile=changed |
| PROP_Top_Level_Module_Type=HDL |
PROP_UseSmartGuide=false |
| PROP_UserConstraintEditorPreference=Text Editor |
PROP_intProjectCreationTimestamp=2021-05-03T23:12:03 |
| PROP_intWbtProjectID=6A4B05B6F4111FAFFF41D6CB0B00618A |
PROP_intWbtProjectIteration=3 |
| PROP_intWorkingDirLocWRTProjDir=Same |
PROP_intWorkingDirUsed=No |
| PROP_lockPinsUcfFile=changed |
PROP_AutoTop=true |
| PROP_DevFamily=Artix7 |
PROP_DevDevice=xc7a200t |
| PROP_DevFamilyPMName=artix7 |
PROP_DevPackage=fbg484 |
| PROP_Synthesis_Tool=XST (VHDL/Verilog) |
PROP_DevSpeed=-3 |
| PROP_PreferredLanguage=VHDL |
FILE_UCF=1 |
| FILE_VHDL=1 |